WEKO3
インデックスリンク
アイテム
{"_buckets": {"deposit": "d95bc320-fdbb-48b0-b47d-7d7b0b614ce3"}, "_deposit": {"created_by": 18, "id": "60642", "owners": [18], "pid": {"revision_id": 0, "type": "depid", "value": "60642"}, "status": "published"}, "_oai": {"id": "oai:kanazawa-u.repo.nii.ac.jp:00060642", "sets": ["2840"]}, "author_link": ["10817"], "item_9_biblio_info_8": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "1995-03-26", "bibliographicIssueDateType": "Issued"}, "bibliographicPageStart": "2p.", "bibliographicVolumeNumber": "1992 – 1993", "bibliographic_titles": [{"bibliographic_title": "平成5(1993)年度 科学研究費補助金 一般研究(C) 研究成果報告書概要"}, {"bibliographic_title": "1993 Fiscal Year Final Research Report Summary", "bibliographic_titleLang": "en"}]}]}, "item_9_creator_33": {"attribute_name": "著者別表示", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "Takebe, Tsuyoshi"}], "nameIdentifiers": [{"nameIdentifier": "10817", "nameIdentifierScheme": "WEKO"}, {"nameIdentifier": "20019699", "nameIdentifierScheme": "e-Rad", "nameIdentifierURI": "https://kaken.nii.ac.jp/ja/search/?qm=20019699"}]}]}, "item_9_description_21": {"attribute_name": "抄録", "attribute_value_mlt": [{"subitem_description": "1.動画像処理用の高速、低遅延な再帰形2次元ディジタルフィルタを実現するために、画面を格子状の小領域に分割し、一方向リング結合マルチプロセッサを用いて、1プロセッサが1領域を処理し、領域間並列処理する。最左列より垂直方向に走査すると、一画面の処理開始より終了までの時間が短い。\n2.処理法は、小領域の広さの広い範囲にわたって、零状態・零入力応答分離計算ブロック処理法が最も演算量が少ない。\n3.単一状態方程式で表されるフィルタに対するシステムの最適設計 領域間と共に領域内並列処理も行う場合、システムの状態更新システムについて、係数行列の零要素を考慮し、処理負荷を均等に要素プロセッサに割り当て、要求されるスループットを最小数プロセッサで実現する諸パラメータを求めた。\n4.上記システムをテキサスインストルメント(TI)社のC-40シグナルプロセッサのシミュレータでC言語により実現した。領域の形状は面積一定のとき、縦に長い方がスループットが高い。5.低次区間継続フィルタは、3.のシステムより演算量が少ない。この構成ではフィルタが多段となれば、それに比例して領域間並列度が上がり、フィルタの次数に関係なく必要なスループットが得られる。\n6.継続フィルタをTI社のC-40のシミュレータでC言語により実現した。フィルタ1段1プロセッサの方が、全フィルタ1プロセッサより、段数倍スループットが上がった。", "subitem_description_type": "Abstract"}, {"subitem_description": "This paper treats multiprocessor implementation of fast, low latency 2D digital filters using block processing. 2D data plane is partitioned into square regions and a ring connected multiprocessor system is used for inter-region parallel processing in vertical direction, each processor filtering each region. Vertical state variables are transfered from a processor to a processor. In a particular region, putting the bottom edge vertical state variables to be zeroes, semizerostate responses of state variables by the left edge horizontal state variables and the input data samples are computed, then complete responses of state variables at the upper and right edges and filter outputs of the region are computed. Computed vertical state variables are transferred from a processor to the next upper processor. The processing progresses in vertical direction, one region at one step. The algorithm results significant decrease in computation amount compared to the conventional block processing algorithm. The system can give high throughput and low latency.\nFirst, the filters expressed by an unity state equation are treated. Inter-region parallel processing is also performed. Computation is load equally allotted to each processor so that the system works in high efficiency. The system was constructed with TI\u0027s C-40 signal processor simulator.\nSecondly, the filters consisting of cascaded low-order sections are treated. the system has lower computation amount and higher achievable throughput than the former. These are confirmed by simulation using C-40 simulator.", "subitem_description_type": "Abstract"}]}, "item_9_description_22": {"attribute_name": "内容記述", "attribute_value_mlt": [{"subitem_description": "研究課題/領域番号:04650282, 研究期間(年度):1992 – 1993", "subitem_description_type": "Other"}, {"subitem_description": "出典:研究課題「零状態・零入力応答分離計算による高速低遅延二次元ディジタルフィルタの実現」課題番号04650282\n(KAKEN:科学研究費助成事業データベース(国立情報学研究所)) \n(https://kaken.nii.ac.jp/ja/report/KAKENHI-PROJECT-04650282/046502821993kenkyu_seika_hokoku_gaiyo/)を加工して作成", "subitem_description_type": "Other"}]}, "item_9_description_5": {"attribute_name": "提供者所属", "attribute_value_mlt": [{"subitem_description": "金沢大学工学部", "subitem_description_type": "Other"}]}, "item_9_identifier_registration": {"attribute_name": "ID登録", "attribute_value_mlt": [{"subitem_identifier_reg_text": "10.24517/00066889", "subitem_identifier_reg_type": "JaLC"}]}, "item_9_relation_28": {"attribute_name": "関連URI", "attribute_value_mlt": [{"subitem_relation_name": [{"subitem_relation_name_text": "https://kaken.nii.ac.jp/search/?qm=20019699"}], "subitem_relation_type_id": {"subitem_relation_type_id_text": "https://kaken.nii.ac.jp/search/?qm=20019699", "subitem_relation_type_select": "URI"}}, {"subitem_relation_name": [{"subitem_relation_name_text": "https://kaken.nii.ac.jp/ja/grant/KAKENHI-PROJECT-04650282/"}], "subitem_relation_type_id": {"subitem_relation_type_id_text": "https://kaken.nii.ac.jp/ja/grant/KAKENHI-PROJECT-04650282/", "subitem_relation_type_select": "URI"}}, {"subitem_relation_name": [{"subitem_relation_name_text": "https://kaken.nii.ac.jp/ja/report/KAKENHI-PROJECT-04650282/046502821993kenkyu_seika_hokoku_gaiyo/"}], "subitem_relation_type_id": {"subitem_relation_type_id_text": "https://kaken.nii.ac.jp/ja/report/KAKENHI-PROJECT-04650282/046502821993kenkyu_seika_hokoku_gaiyo/", "subitem_relation_type_select": "URI"}}]}, "item_9_version_type_25": {"attribute_name": "著者版フラグ", "attribute_value_mlt": [{"subitem_version_resource": "http://purl.org/coar/version/c_ab4af688f83e57aa", "subitem_version_type": "AM"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "武部, 幹"}], "nameIdentifiers": [{"nameIdentifier": "10817", "nameIdentifierScheme": "WEKO"}, {"nameIdentifier": "20019699", "nameIdentifierScheme": "e-Rad", "nameIdentifierURI": "https://kaken.nii.ac.jp/ja/search/?qm=20019699"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2022-07-28"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "TE-PR-TAKEBE-T-kaken 1995-2p.pdf", "filesize": [{"value": "106.6 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_11", "mimetype": "application/pdf", "size": 106600.0, "url": {"label": "TE-PR-TAKEBE-T-kaken 1995-2p.pdf", "url": "https://kanazawa-u.repo.nii.ac.jp/record/60642/files/TE-PR-TAKEBE-T-kaken 1995-2p.pdf"}, "version_id": "0701e66e-fb8f-4aa7-bbb6-b0989b951c1e"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "2次元ディジタルフィルタ", "subitem_subject_scheme": "Other"}, {"subitem_subject": "画像処理", "subitem_subject_scheme": "Other"}, {"subitem_subject": "マルチプロセッサ", "subitem_subject_scheme": "Other"}, {"subitem_subject": "シグナルプロセッサ", "subitem_subject_scheme": "Other"}, {"subitem_subject": "ブロック処理", "subitem_subject_scheme": "Other"}, {"subitem_subject": "リング結合プロセッサ", "subitem_subject_scheme": "Other"}, {"subitem_subject": "状態空間モデル", "subitem_subject_scheme": "Other"}, {"subitem_subject": "2-D Digital Filter", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Image Processing", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Multiprocessor", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Signal Processor", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Block Processing", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Ring Connected", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "State Space Model", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "jpn"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "research report", "resourceuri": "http://purl.org/coar/resource_type/c_18ws"}]}, "item_title": "零状態・零入力応答分離計算による高速低遅延二次元ディジタルフィルタの実現", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "零状態・零入力応答分離計算による高速低遅延二次元ディジタルフィルタの実現"}, {"subitem_title": "Implementation of Fast, Low Latency 2D IIR Digital filters using Separate Computation of Semizero-State and Zero-Input Responses.", "subitem_title_language": "en"}]}, "item_type_id": "9", "owner": "18", "path": ["2840"], "permalink_uri": "https://doi.org/10.24517/00066889", "pubdate": {"attribute_name": "公開日", "attribute_value": "2022-07-28"}, "publish_date": "2022-07-28", "publish_status": "0", "recid": "60642", "relation": {}, "relation_version_is_last": true, "title": ["零状態・零入力応答分離計算による高速低遅延二次元ディジタルフィルタの実現"], "weko_shared_id": -1}
零状態・零入力応答分離計算による高速低遅延二次元ディジタルフィルタの実現
https://doi.org/10.24517/00066889
https://doi.org/10.24517/00066889c3e9073a-1ebf-4f66-b519-6100a073ead9
名前 / ファイル | ライセンス | アクション |
---|---|---|
TE-PR-TAKEBE-T-kaken 1995-2p.pdf (106.6 kB)
|
Item type | 報告書 / Research Paper(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2022-07-28 | |||||
タイトル | ||||||
タイトル | 零状態・零入力応答分離計算による高速低遅延二次元ディジタルフィルタの実現 | |||||
タイトル | ||||||
言語 | en | |||||
タイトル | Implementation of Fast, Low Latency 2D IIR Digital filters using Separate Computation of Semizero-State and Zero-Input Responses. | |||||
言語 | ||||||
言語 | jpn | |||||
資源タイプ | ||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_18ws | |||||
資源タイプ | research report | |||||
ID登録 | ||||||
ID登録 | 10.24517/00066889 | |||||
ID登録タイプ | JaLC | |||||
著者別表示 |
Takebe, Tsuyoshi
× Takebe, Tsuyoshi |
|||||
提供者所属 | ||||||
内容記述タイプ | Other | |||||
内容記述 | 金沢大学工学部 | |||||
書誌情報 |
平成5(1993)年度 科学研究費補助金 一般研究(C) 研究成果報告書概要 en : 1993 Fiscal Year Final Research Report Summary 巻 1992 – 1993, p. 2p., 発行日 1995-03-26 |
|||||
抄録 | ||||||
内容記述タイプ | Abstract | |||||
内容記述 | 1.動画像処理用の高速、低遅延な再帰形2次元ディジタルフィルタを実現するために、画面を格子状の小領域に分割し、一方向リング結合マルチプロセッサを用いて、1プロセッサが1領域を処理し、領域間並列処理する。最左列より垂直方向に走査すると、一画面の処理開始より終了までの時間が短い。 2.処理法は、小領域の広さの広い範囲にわたって、零状態・零入力応答分離計算ブロック処理法が最も演算量が少ない。 3.単一状態方程式で表されるフィルタに対するシステムの最適設計 領域間と共に領域内並列処理も行う場合、システムの状態更新システムについて、係数行列の零要素を考慮し、処理負荷を均等に要素プロセッサに割り当て、要求されるスループットを最小数プロセッサで実現する諸パラメータを求めた。 4.上記システムをテキサスインストルメント(TI)社のC-40シグナルプロセッサのシミュレータでC言語により実現した。領域の形状は面積一定のとき、縦に長い方がスループットが高い。5.低次区間継続フィルタは、3.のシステムより演算量が少ない。この構成ではフィルタが多段となれば、それに比例して領域間並列度が上がり、フィルタの次数に関係なく必要なスループットが得られる。 6.継続フィルタをTI社のC-40のシミュレータでC言語により実現した。フィルタ1段1プロセッサの方が、全フィルタ1プロセッサより、段数倍スループットが上がった。 |
|||||
抄録 | ||||||
内容記述タイプ | Abstract | |||||
内容記述 | This paper treats multiprocessor implementation of fast, low latency 2D digital filters using block processing. 2D data plane is partitioned into square regions and a ring connected multiprocessor system is used for inter-region parallel processing in vertical direction, each processor filtering each region. Vertical state variables are transfered from a processor to a processor. In a particular region, putting the bottom edge vertical state variables to be zeroes, semizerostate responses of state variables by the left edge horizontal state variables and the input data samples are computed, then complete responses of state variables at the upper and right edges and filter outputs of the region are computed. Computed vertical state variables are transferred from a processor to the next upper processor. The processing progresses in vertical direction, one region at one step. The algorithm results significant decrease in computation amount compared to the conventional block processing algorithm. The system can give high throughput and low latency. First, the filters expressed by an unity state equation are treated. Inter-region parallel processing is also performed. Computation is load equally allotted to each processor so that the system works in high efficiency. The system was constructed with TI's C-40 signal processor simulator. Secondly, the filters consisting of cascaded low-order sections are treated. the system has lower computation amount and higher achievable throughput than the former. These are confirmed by simulation using C-40 simulator. |
|||||
内容記述 | ||||||
内容記述タイプ | Other | |||||
内容記述 | 研究課題/領域番号:04650282, 研究期間(年度):1992 – 1993 | |||||
内容記述 | ||||||
内容記述タイプ | Other | |||||
内容記述 | 出典:研究課題「零状態・零入力応答分離計算による高速低遅延二次元ディジタルフィルタの実現」課題番号04650282 (KAKEN:科学研究費助成事業データベース(国立情報学研究所)) (https://kaken.nii.ac.jp/ja/report/KAKENHI-PROJECT-04650282/046502821993kenkyu_seika_hokoku_gaiyo/)を加工して作成 |
|||||
著者版フラグ | ||||||
出版タイプ | AM | |||||
出版タイプResource | http://purl.org/coar/version/c_ab4af688f83e57aa | |||||
関連URI | ||||||
識別子タイプ | URI | |||||
関連識別子 | https://kaken.nii.ac.jp/search/?qm=20019699 | |||||
関連名称 | https://kaken.nii.ac.jp/search/?qm=20019699 | |||||
関連URI | ||||||
識別子タイプ | URI | |||||
関連識別子 | https://kaken.nii.ac.jp/ja/grant/KAKENHI-PROJECT-04650282/ | |||||
関連名称 | https://kaken.nii.ac.jp/ja/grant/KAKENHI-PROJECT-04650282/ | |||||
関連URI | ||||||
識別子タイプ | URI | |||||
関連識別子 | https://kaken.nii.ac.jp/ja/report/KAKENHI-PROJECT-04650282/046502821993kenkyu_seika_hokoku_gaiyo/ | |||||
関連名称 | https://kaken.nii.ac.jp/ja/report/KAKENHI-PROJECT-04650282/046502821993kenkyu_seika_hokoku_gaiyo/ |