

Implementation of Fast, Low Latency 2D IIR Digital filters using Separate Computation of Semizero-State and Zero-Input Responses.

メタデータ	言語: jpn 出版者: 公開日: 2022-07-28 キーワード (Ja): キーワード (En): 作成者: Takebe, Tsuyoshi メールアドレス: 所属:
URL	https://doi.org/10.24517/00066889

This work is licensed under a Creative Commons
Attribution-NonCommercial-ShareAlike 3.0
International License.



1993 Fiscal Year Final Research Report Summary

Implementation of Fast, Low Latency 2D IIR Digital filters using Separate Computation of Semizero-State and Zero-Input Responses.

Research Project

Project/Area Number

04650282

Research Category

Grant-in-Aid for General Scientific Research (C)

Allocation Type

Single-year Grants

Research Field

電子通信系統工学

Research Institution

Kanazawa University

Principal Investigator

TAKEBE Tsuyoshi Kanazawa University Facult.of Tech.Professor, 工学部, 教授 (20019699)

Co-Investigator(Kenkyū-buntansha)

MATSUMOTO ToYoji Kanazawa University Inform.Process.Center Lecturer, 総合情報処理センター, 講師 (20173908)

Project Period (FY)

1992 – 1993

Keywords

2-D Digital Filter / Image Processing / Multiprocessor / Signal Processor / Block Processing / Ring Connected / State Space Model

Research Abstract

This paper treats multiprocessor implementation of fast, low latency 2D digital filters using block processing. 2D data plane is partitioned into square regions and a ring connected multiprocessor system is used for inter-region parallel processing in vertical direction, each processor filtering each region. Vertical state variables are transferred from a processor to a processor. In a particular region, putting the bottom edge vertical state variables to be zeroes, semizerostate responses of state variables by the left edge horizontal state variables and the input data samples are computed, then complete responses of state variables at the upper and right edges and filter outputs of the region are computed. Computed vertical state variables are transferred from a processor to the next upper processor. The processing progresses in vertical direction, one region at one step. The algorithm results significant decrease in computation amount compared to the conventional block processing algorithm. The system can give high throughput and low latency.

First, the filters expressed by an unity state equation are treated. Inter-region parallel processing is also performed. Computation is load equally allotted to each processor so that the system works in high efficiency. The system was constructed with TI's C-40 signal processor simulator. Secondly, the filters consisting of cascaded low-order sections are treated. the system has lower computation amount and higher achievable throughput than the former. These are confirmed by simulation using C-40 simulator.

Research Products (4 results)

		All	Other
		All	Publications (4 results)
[Publications]	武部 幹: "零状態・零入力応答分離ブロック処理による二次元デジタルフィルタの実現" 電子情報通信学会技術報告DSP. 92-100. 9-16 (1992)	▼	
[Publications]	Tsuyoshi Takebe: "Multiprocessor Implementation of 2-D Denominator-Separable Digital Filters Using Block Processing" IEICE Trans.Fundamentals. E75-A. 846-851 (1992)	▼	
[Publications]	武部 幹: "ブロック処理縦続型二次元IIRデジタルフィルタのマルチプロセッサ実現" 平成5年度電気関係学会北陸支部連合大会講演論文集. 1. 93 (1993)	▼	
[Publications]	武部 幹: "画像処理用縦続形二次元IIRデジタルフィルタの半零状態・零入力応答分離計算による高速実現法" 第16回情報理論とその応用シンポジウム予稿集. 1. 223-226 (1993)	▼	

URL: https://kaken.nii.ac.jp/report/KAKENHI-PROJECT-04650282/046502821993kenkyu_seika_hokoku_

Published: 1995-03-26