WEKO3
インデックスリンク
アイテム
{"_buckets": {"deposit": "e3bdf235-33fa-4bd7-afe4-68f90257b0cd"}, "_deposit": {"created_by": 3, "id": "9296", "owners": [3], "pid": {"revision_id": 0, "type": "depid", "value": "9296"}, "status": "published"}, "_oai": {"id": "oai:kanazawa-u.repo.nii.ac.jp:00009296", "sets": ["936"]}, "author_link": ["13335", "13334", "10707", "13337", "13336", "13338"], "item_4_biblio_info_8": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2016-05-01", "bibliographicIssueDateType": "Issued"}, "bibliographicIssueNumber": "5", "bibliographicPageEnd": "928", "bibliographicPageStart": "917", "bibliographicVolumeNumber": "E99.A", "bibliographic_titles": [{"bibliographic_title": "IEICE transactions on fundamentals of electronics, communications and computer sciences"}]}]}, "item_4_description_21": {"attribute_name": "抄録", "attribute_value_mlt": [{"subitem_description": "A Field Programmable Sequencer and Memory (FPSM), which is a programmable unit exclusively optimized for peripherals on a micro controller unit, is proposed. The FPSM functions as not only the peripherals but also the standard built-in memory. The FPSM provides easier programmability with a smaller area overhead, especially when compared with the FPGA. The FPSM is implemented on the FPGA and the programmability and performance for basic peripherals such as the 8 bit counter and 8 bit accuracy Pulse Width Modulation are emulated on the FPGA. Furthermore, the FPSM core with a 4K bit SRAM is fabricated in 0.18µm 5 metal CMOS process technology. The FPSM is an half the area of FPGA, its power consumption is less than one-fifth.", "subitem_description_type": "Abstract"}]}, "item_4_description_22": {"attribute_name": "内容記述", "attribute_value_mlt": [{"subitem_description": "Embargo Period 6 months", "subitem_description_type": "Other"}]}, "item_4_publisher_17": {"attribute_name": "出版者", "attribute_value_mlt": [{"subitem_publisher": "IEICE 電子情報通信学会"}]}, "item_4_relation_12": {"attribute_name": "DOI", "attribute_value_mlt": [{"subitem_relation_type": "isIdenticalTo", "subitem_relation_type_id": {"subitem_relation_type_id_text": "10.1587/transfun.E99.A.917", "subitem_relation_type_select": "DOI"}}]}, "item_4_relation_28": {"attribute_name": "関連URI", "attribute_value_mlt": [{"subitem_relation_type_id": {"subitem_relation_type_id_text": "https://www.jstage.jst.go.jp/browse/transfun", "subitem_relation_type_select": "URI"}}, {"subitem_relation_type_id": {"subitem_relation_type_id_text": "http://www.ieice.org/jpn/", "subitem_relation_type_select": "URI"}}]}, "item_4_rights_23": {"attribute_name": "権利", "attribute_value_mlt": [{"subitem_rights": "Copyright © 2016 The Institute of Electronics, Information and Communication Engineers"}]}, "item_4_source_id_11": {"attribute_name": "NCID", "attribute_value_mlt": [{"subitem_source_identifier": "AA10826239", "subitem_source_identifier_type": "NCID"}]}, "item_4_source_id_9": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "0916-8508", "subitem_source_identifier_type": "ISSN"}]}, "item_4_version_type_25": {"attribute_name": "著者版フラグ", "attribute_value_mlt": [{"subitem_version_resource": "http://purl.org/coar/version/c_970fb48d4fbd8a85", "subitem_version_type": "VoR"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "Kawamura, Yoshifumi"}], "nameIdentifiers": [{"nameIdentifier": "13334", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Okada, Naoya"}], "nameIdentifiers": [{"nameIdentifier": "13335", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Matsuda, Yoshio"}], "nameIdentifiers": [{"nameIdentifier": "10707", "nameIdentifierScheme": "WEKO"}, {"nameIdentifier": "20401896", "nameIdentifierScheme": "金沢大学研究者情報", "nameIdentifierURI": "http://ridb.kanazawa-u.ac.jp/public/detail.php?kaken=20401896"}, {"nameIdentifier": "20401896", "nameIdentifierScheme": "研究者番号", "nameIdentifierURI": "https://nrid.nii.ac.jp/nrid/1000020401896"}]}, {"creatorNames": [{"creatorName": "Matsumura, Tetsuya"}], "nameIdentifiers": [{"nameIdentifier": "13336", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Makino, Hiroshi"}], "nameIdentifiers": [{"nameIdentifier": "13337", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Arimoto, Kazutami"}], "nameIdentifiers": [{"nameIdentifier": "13338", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2017-10-03"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "TE-PR-MATSUDA-Y-917-final.pdf", "filesize": [{"value": "955.7 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 955700.0, "url": {"label": "TE-PR-MATSUDA-Y-917-final.pdf", "url": "https://kanazawa-u.repo.nii.ac.jp/record/9296/files/TE-PR-MATSUDA-Y-917-final.pdf"}, "version_id": "96f20545-c9bb-4ffe-872e-01d5fddfb1c7"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "FPGA", "subitem_subject_scheme": "Other"}, {"subitem_subject": "MCU peripherals", "subitem_subject_scheme": "Other"}, {"subitem_subject": "field programmable devices", "subitem_subject_scheme": "Other"}, {"subitem_subject": "sequencer", "subitem_subject_scheme": "Other"}, {"subitem_subject": "SRAM", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "journal article", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals"}]}, "item_type_id": "4", "owner": "3", "path": ["936"], "permalink_uri": "http://hdl.handle.net/2297/46741", "pubdate": {"attribute_name": "公開日", "attribute_value": "2017-10-03"}, "publish_date": "2017-10-03", "publish_status": "0", "recid": "9296", "relation": {}, "relation_version_is_last": true, "title": ["A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals"], "weko_shared_id": -1}
A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals
http://hdl.handle.net/2297/46741
http://hdl.handle.net/2297/467418bf92ea7-f468-4666-a4d9-8ebb5da83f1f
名前 / ファイル | ライセンス | アクション |
---|---|---|
TE-PR-MATSUDA-Y-917-final.pdf (955.7 kB)
|
|
Item type | 学術雑誌論文 / Journal Article(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2017-10-03 | |||||
タイトル | ||||||
タイトル | A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals | |||||
言語 | ||||||
言語 | eng | |||||
資源タイプ | ||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||
資源タイプ | journal article | |||||
著者 |
Kawamura, Yoshifumi
× Kawamura, Yoshifumi× Okada, Naoya× Matsuda, Yoshio× Matsumura, Tetsuya× Makino, Hiroshi× Arimoto, Kazutami |
|||||
書誌情報 |
IEICE transactions on fundamentals of electronics, communications and computer sciences 巻 E99.A, 号 5, p. 917-928, 発行日 2016-05-01 |
|||||
ISSN | ||||||
収録物識別子タイプ | ISSN | |||||
収録物識別子 | 0916-8508 | |||||
NCID | ||||||
収録物識別子タイプ | NCID | |||||
収録物識別子 | AA10826239 | |||||
DOI | ||||||
関連タイプ | isIdenticalTo | |||||
識別子タイプ | DOI | |||||
関連識別子 | 10.1587/transfun.E99.A.917 | |||||
出版者 | ||||||
出版者 | IEICE 電子情報通信学会 | |||||
抄録 | ||||||
内容記述タイプ | Abstract | |||||
内容記述 | A Field Programmable Sequencer and Memory (FPSM), which is a programmable unit exclusively optimized for peripherals on a micro controller unit, is proposed. The FPSM functions as not only the peripherals but also the standard built-in memory. The FPSM provides easier programmability with a smaller area overhead, especially when compared with the FPGA. The FPSM is implemented on the FPGA and the programmability and performance for basic peripherals such as the 8 bit counter and 8 bit accuracy Pulse Width Modulation are emulated on the FPGA. Furthermore, the FPSM core with a 4K bit SRAM is fabricated in 0.18µm 5 metal CMOS process technology. The FPSM is an half the area of FPGA, its power consumption is less than one-fifth. | |||||
内容記述 | ||||||
内容記述タイプ | Other | |||||
内容記述 | Embargo Period 6 months | |||||
権利 | ||||||
権利情報 | Copyright © 2016 The Institute of Electronics, Information and Communication Engineers | |||||
著者版フラグ | ||||||
出版タイプ | VoR | |||||
出版タイプResource | http://purl.org/coar/version/c_970fb48d4fbd8a85 | |||||
関連URI | ||||||
識別子タイプ | URI | |||||
関連識別子 | https://www.jstage.jst.go.jp/browse/transfun | |||||
関連URI | ||||||
識別子タイプ | URI | |||||
関連識別子 | http://www.ieice.org/jpn/ |