{"created":"2023-07-27T06:24:40.594793+00:00","id":7680,"links":{},"metadata":{"_buckets":{"deposit":"6aac9aea-6f36-405d-8077-5d690fc1fd68"},"_deposit":{"created_by":3,"id":"7680","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"7680"},"status":"published"},"_oai":{"id":"oai:kanazawa-u.repo.nii.ac.jp:00007680","sets":["934:935:936"]},"author_link":["10350","535","415","10353","2278","96082","10352","9900","10354","9884","10351","10355","544"],"item_4_biblio_info_8":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2006-03-01","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"3","bibliographicPageEnd":"242","bibliographicPageStart":"230","bibliographicVolumeNumber":"E89-C","bibliographic_titles":[{"bibliographic_title":"IEICE transactions on electronics"}]}]},"item_4_creator_33":{"attribute_name":"著者別表示","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"深山, 正幸 "}],"nameIdentifiers":[{},{}]},{"creatorNames":[{"creatorName":"今村, 幸祐"}],"nameIdentifiers":[{},{},{},{}]},{"creatorNames":[{"creatorName":"橋本, 秀雄"}],"nameIdentifiers":[{},{},{}]},{"creatorNames":[{"creatorName":"吉本, 雅彦"}],"nameIdentifiers":[{},{}]}]},"item_4_description_5":{"attribute_name":"提供者所属","attribute_value_mlt":[{"subitem_description":"大学院自然科学研究科情報システム","subitem_description_type":"Other"}]},"item_4_identifier_registration":{"attribute_name":"ID登録","attribute_value_mlt":[{"subitem_identifier_reg_text":"10.24517/00007667","subitem_identifier_reg_type":"JaLC"}]},"item_4_relation_28":{"attribute_name":"関連URI","attribute_value_mlt":[{"subitem_relation_type_id":{"subitem_relation_type_id_text":"http://search.ieice.org/","subitem_relation_type_select":"URI"}}]},"item_4_rights_23":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"電子情報通信学会の許諾を得て登録"},{"subitem_rights":"copyright© 2006 IEICE　許諾番号07RB0167"}]},"item_4_source_id_11":{"attribute_name":"NCID","attribute_value_mlt":[{"subitem_source_identifier":"AA10826283","subitem_source_identifier_type":"NCID"}]},"item_4_source_id_9":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"0916-8524","subitem_source_identifier_type":"ISSN"}]},"item_4_version_type_25":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Minegishi, Noriyuki"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Miyakoshi, Junichi"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Kuroda, Yuki"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Katagiri, Tadayoshi"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Fukuyama, Yuki"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Yamamoto, Ryo"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Miyama, Masayuki"}],"nameIdentifiers":[{},{},{}]},{"creatorNames":[{"creatorName":"Imamura, Kousuke"}],"nameIdentifiers":[{},{}]},{"creatorNames":[{"creatorName":"Hashimoto, Hideo"}],"nameIdentifiers":[{},{},{}]},{"creatorNames":[{"creatorName":"Yoshimoto, Masahiko"}],"nameIdentifiers":[{},{},{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2017-10-03"}],"displaytype":"detail","filename":"2-6.pdf","filesize":[{"value":"4.4 MB"}],"format":"application/pdf","licensetype":"license_11","mimetype":"application/pdf","url":{"label":"2-6.pdf","url":"https://kanazawa-u.repo.nii.ac.jp/record/7680/files/2-6.pdf"},"version_id":"eed8cc00-f151-423a-9c39-5e4632ffc566"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"VLSI Architecture Study of a Real-Time Scalable Optical Flow Processor for Video Segmentation (System LSIs and Microprocessors, <Special Section> VLSI Design Technology in the Sub-100nm Era)","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"VLSI Architecture Study of a Real-Time Scalable Optical Flow Processor for Video Segmentation (System LSIs and Microprocessors, <Special Section> VLSI Design Technology in the Sub-100nm Era)"}]},"item_type_id":"4","owner":"3","path":["936"],"pubdate":{"attribute_name":"公開日","attribute_value":"2017-10-03"},"publish_date":"2017-10-03","publish_status":"0","recid":"7680","relation_version_is_last":true,"title":["VLSI Architecture Study of a Real-Time Scalable Optical Flow Processor for Video Segmentation (System LSIs and Microprocessors, <Special Section> VLSI Design Technology in the Sub-100nm Era)"],"weko_creator_id":"3","weko_shared_id":3},"updated":"2023-07-27T10:34:30.574791+00:00"}