WEKO3
インデックスリンク
アイテム
24- and 120-chanell transmultiplexers built with new digital signal processing LSI's
http://hdl.handle.net/2297/3952
http://hdl.handle.net/2297/3952dd9984f3-1f42-4d42-a625-111d10dcfe68
| 名前 / ファイル | ライセンス | アクション |
|---|---|---|
TE-PR-NAKAYAMA-K-1528.pdf (887.0 kB)
|
|
| Item type | 学術雑誌論文 / Journal Article(1) | |||||
|---|---|---|---|---|---|---|
| 公開日 | 2017-10-03 | |||||
| タイトル | ||||||
| タイトル | 24- and 120-chanell transmultiplexers built with new digital signal processing LSI's | |||||
| 言語 | ||||||
| 言語 | eng | |||||
| 資源タイプ | ||||||
| 資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||
| 資源タイプ | journal article | |||||
| 著者 |
Maruta, Rikio
× Maruta, Rikio× Kanemasa, Akira× Sakaguchi, Hisashi× Hibino, Masao× Nakayama, Kenji |
|||||
| 提供者所属 | ||||||
| 内容記述タイプ | Other | |||||
| 内容記述 | 金沢大学大学院自然科学研究科情報システム | |||||
| 提供者所属 | ||||||
| 内容記述タイプ | Other | |||||
| 内容記述 | 金沢大学工学部 | |||||
| 書誌情報 |
IEEE Transactions on Communications COM-30 (7 pt 1) 巻 30, 号 7, p. 1528-1539, 発行日 1982-07-01 |
|||||
| ISSN | ||||||
| 収録物識別子タイプ | ISSN | |||||
| 収録物識別子 | 0090-6778 | |||||
| DOI | ||||||
| 関連タイプ | isIdenticalTo | |||||
| 識別子タイプ | DOI | |||||
| 関連識別子 | https://doi.org/10.1109/tcom.1982.1095612 | |||||
| 出版者 | ||||||
| 出版者 | Institute of Electrical and Electronics Engineers (IEEE) | |||||
| 抄録 | ||||||
| 内容記述タイプ | Abstract | |||||
| 内容記述 | Two new digital transmultiplexers intended for commerical use have been developed. One transmultiplexer performs a bilateral conversion between two 12-channel FDM group signals and a 24-channel PCM carrier signal. The other mutually connects two 60-channel FDM supergroup signals and five 24-channel or four 30-channel PCM signals. Both exploit a block processing digital SSB-FDM multiplex/demultiplex scheme employing a cascade of an FFT processor and a set of complex coefficient digital filters. They have been built using newly developed high-level DSP LSI chips. Algorithmic considerations, developed LSI architecture, and equipment configuration are described as well as digital processor design details and measured performance. | |||||
| 著者版フラグ | ||||||
| 出版タイプ | VoR | |||||
| 出版タイプResource | http://purl.org/coar/version/c_970fb48d4fbd8a85 | |||||
