{"created":"2023-07-27T06:25:19.673041+00:00","id":8579,"links":{},"metadata":{"_buckets":{"deposit":"9e0af95c-9f6c-43f9-b295-91d830a1682a"},"_deposit":{"created_by":3,"id":"8579","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"8579"},"status":"published"},"_oai":{"id":"oai:kanazawa-u.repo.nii.ac.jp:00008579","sets":["4163:4171:4187"]},"author_link":["12110","12114","12111","535","12115","2278","12112","10707","12113","12109","2717"],"item_4_biblio_info_8":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2011-01-01","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"6131880","bibliographicPageEnd":"66","bibliographicPageStart":"63","bibliographicVolumeNumber":"ISIC 2011","bibliographic_titles":[{"bibliographic_title":"2011 International Symposium on Integrated Circuits"}]}]},"item_4_creator_33":{"attribute_name":"著者別表示","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"深山, 正幸 "}],"nameIdentifiers":[{},{}]},{"creatorNames":[{"creatorName":"松田, 吉雄 "}],"nameIdentifiers":[{},{}]}]},"item_4_description_21":{"attribute_name":"抄録","attribute_value_mlt":[{"subitem_description":"An accelerated evaluation method for the SRAM cell write margin is proposed based on the conventional Write Noise Margin (WNM) definition. The WNM is measured under a lower word line voltage than the power supply voltage VDD. A lower word line voltage is used because the access transistor operates in the saturation mode over a wide range of threshold voltage variation. The final WNM at the VDD word line voltage, the Accelerated Write Noise Margin (AWNM), is obtained by shifting the measured WNM at the lower word line voltage. The amount of WNM shift is determined from the WNM dependence on the word line voltage. As a result, the cumulative frequency of the AWNM displays a normal distribution. A normal distribution of the AWNM drastically improves development efficiency, because the write failure probability can be estimated by a small number of samples. Effectiveness of the proposed method is verified using the Monte Carlo simulation. © 2011 IEEE.","subitem_description_type":"Abstract"}]},"item_4_identifier_registration":{"attribute_name":"ID登録","attribute_value_mlt":[{"subitem_identifier_reg_text":"10.24517/00008566","subitem_identifier_reg_type":"JaLC"}]},"item_4_publisher_17":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"IEEE"}]},"item_4_relation_12":{"attribute_name":"DOI","attribute_value_mlt":[{"subitem_relation_type":"isVersionOf","subitem_relation_type_id":{"subitem_relation_type_id_text":"10.1109/ISICir.2011.6131880","subitem_relation_type_select":"DOI"}}]},"item_4_version_type_25":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_ab4af688f83e57aa","subitem_version_type":"AM"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Makino, Hiroshi"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Nakata, Shunji"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Suzuki, Hirotsugu"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Morimura, Hiroki"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Mutoh, Shin'ichiro"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Miyama, Masayuki"}],"nameIdentifiers":[{},{},{}]},{"creatorNames":[{"creatorName":"Yoshimura, Tsutomu"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Iwade, Shuhei"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Matsuda, Yoshio"}],"nameIdentifiers":[{},{},{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2017-10-03"}],"displaytype":"detail","filename":"TE-PR-MATSUDA-Y-63.pdf","filesize":[{"value":"302.8 kB"}],"format":"application/pdf","licensetype":"license_11","mimetype":"application/pdf","url":{"label":"TE-PR-MATSUDA-Y-63.pdf","url":"https://kanazawa-u.repo.nii.ac.jp/record/8579/files/TE-PR-MATSUDA-Y-63.pdf"},"version_id":"b89ae7d0-7156-4f7a-9ede-c8925f999118"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"Accelerated evaluation method for the SRAM cell write margin using word line voltage shift","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"Accelerated evaluation method for the SRAM cell write margin using word line voltage shift"}]},"item_type_id":"4","owner":"3","path":["4187"],"pubdate":{"attribute_name":"公開日","attribute_value":"2017-10-03"},"publish_date":"2017-10-03","publish_status":"0","recid":"8579","relation_version_is_last":true,"title":["Accelerated evaluation method for the SRAM cell write margin using word line voltage shift"],"weko_creator_id":"3","weko_shared_id":3},"updated":"2023-07-27T10:34:47.367766+00:00"}