{"created":"2023-07-27T06:26:19.064518+00:00","id":9984,"links":{},"metadata":{"_buckets":{"deposit":"ffe3f3e5-eae7-4bcd-9e12-108ae722161e"},"_deposit":{"created_by":3,"id":"9984","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"9984"},"status":"published"},"_oai":{"id":"oai:kanazawa-u.repo.nii.ac.jp:00009984","sets":["4163:4171:4187"]},"author_link":["14683","535","14681","2278","96082","14682","9900","14686","14685","14684","14687"],"item_4_biblio_info_8":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2006-12-01","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"12","bibliographicPageEnd":"3633","bibliographicPageStart":"3623","bibliographicVolumeNumber":"E89-A","bibliographic_titles":[{"bibliographic_title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"}]}]},"item_4_creator_33":{"attribute_name":"著者別表示","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"深山, 正幸 "}],"nameIdentifiers":[{},{}]},{"creatorNames":[{"creatorName":"吉本, 雅彦"}],"nameIdentifiers":[{},{}]}]},"item_4_description_21":{"attribute_name":"抄録","attribute_value_mlt":[{"subitem_description":"We propose a sub-mW H.264 baseline-profile motion estimation processor for portable video applications. It features a VLSI-oriented block partitioning strategy and low-power SIMD/systolic-array datapath architecture, where the datapath can be switched between an SIMD and systolic array depending on processing flow. The processor supports all the seven kinds of block modes, and can handle three reference frames for a CIF (352 × 288) 30-fps to QCIF (176 × 144) 15-fps sequences with a quarter-pixel accuracy. It integrates 3.3 million transistors, and occupies 2.8×3.1 mm2 in a 130-nm CMOS technology. The proposed processor achieves a power of 800 μW in a QCIF 15-fps sequence with one reference picture. Copyright © 2006 The Institute of Electronics, Information and Communication Engineers.","subitem_description_type":"Abstract"}]},"item_4_description_5":{"attribute_name":"提供者所属","attribute_value_mlt":[{"subitem_description":"金沢大学理工研究域電子情報学系","subitem_description_type":"Other"}]},"item_4_identifier_registration":{"attribute_name":"ID登録","attribute_value_mlt":[{"subitem_identifier_reg_text":"10.24517/00009971","subitem_identifier_reg_type":"JaLC"}]},"item_4_publisher_17":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"IEICE 電子情報通信学会"}]},"item_4_relation_12":{"attribute_name":"DOI","attribute_value_mlt":[{"subitem_relation_type":"isIdenticalTo","subitem_relation_type_id":{"subitem_relation_type_id_text":"10.1093/ietfec/e89-a.12.3623","subitem_relation_type_select":"DOI"}}]},"item_4_relation_28":{"attribute_name":"関連URI","attribute_value_mlt":[{"subitem_relation_type_id":{"subitem_relation_type_id_text":"http://www.ieice.org/jpn/index.html","subitem_relation_type_select":"URI"}},{"subitem_relation_type_id":{"subitem_relation_type_id_text":"http://ci.nii.ac.jp/naid/110007537867","subitem_relation_type_select":"URI"}}]},"item_4_rights_23":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"(c) IEICE 電子情報通信学会"}]},"item_4_source_id_11":{"attribute_name":"NCID","attribute_value_mlt":[{"subitem_source_identifier":"AN10467885","subitem_source_identifier_type":"NCID"}]},"item_4_source_id_9":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"0916-8508","subitem_source_identifier_type":"ISSN"}]},"item_4_version_type_25":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Miyakoshi, Junichi"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Murachi, Yuichiro"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Matsuno, Tetsuro"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hamamoto, Masaki"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Iinuma, Takahiro"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Ishihara, Tomokazu"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Kawaguchi, Hiroshi"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Miyama, Masayuki"}],"nameIdentifiers":[{},{},{}]},{"creatorNames":[{"creatorName":"Yoshimoto, Masahiko"}],"nameIdentifiers":[{},{},{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2017-10-03"}],"displaytype":"detail","filename":"TE-PR-MIYAMA-M-3623.pdf","filesize":[{"value":"1.9 MB"}],"format":"application/pdf","licensetype":"license_11","mimetype":"application/pdf","url":{"label":"TE-PR-MIYAMA-M-3623.pdf","url":"https://kanazawa-u.repo.nii.ac.jp/record/9984/files/TE-PR-MIYAMA-M-3623.pdf"},"version_id":"c1b4d8ff-dc25-4d01-990c-244e2ff628aa"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"A sub-mW H.264 baseline-profile motion estimation processor core with a VLSI-oriented block partitioning strategy and SIMD/systolic-array architecture","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"A sub-mW H.264 baseline-profile motion estimation processor core with a VLSI-oriented block partitioning strategy and SIMD/systolic-array architecture"}]},"item_type_id":"4","owner":"3","path":["4187"],"pubdate":{"attribute_name":"公開日","attribute_value":"2017-10-03"},"publish_date":"2017-10-03","publish_status":"0","recid":"9984","relation_version_is_last":true,"title":["A sub-mW H.264 baseline-profile motion estimation processor core with a VLSI-oriented block partitioning strategy and SIMD/systolic-array architecture"],"weko_creator_id":"3","weko_shared_id":3},"updated":"2023-07-27T10:34:32.160707+00:00"}